00001
00002
00003
00004
00005
00006
00007
00008
00009
00010
00011
00012
00013
00014
00015
00016
00017
00018
00019
00020
00021
00022
00023
00024
00025
00026
00027
00028
00029
00030
00031
00032
00033
00034
00035
00036
00037
00038
00039
00040
00041
00042
00043
00044
00045
00046
00047
00048
00049
00050
00051
00052
00053
00054
00055
00056
00057
00058
00059
00060
00061
00062
00063
00064
00065
00066
00067
00068
00069
00070
00071
00072
00073
00074
00075
00076
00077
00078
00079
00080
00081
00082
00083
00084
00085
00086
00087
00088
00089
00090
00091
00092
00093
00094
00095
00096
00097
00098
00099
00100
00101
00102
00103
00104
00105
00106
00107
00108
00109
00110
00111
00112
00113
00114
00115
00116
00117
00118
00119
00120
00121
00122
00123
00124
00125
00126
00127
00128
00129
00130
00131
00132
00133
00134
00135
00136
00137
00138
00139
00140
00141
00142
00143
00144
00145
00146
00147
00148
00149
00150
00151
00152
00153
00154
00155
00156
00157 #ifndef sched_cflow_INCLUDED
00158 #define sched_cflow_INCLUDED
00159
00160 #include <vector>
00161
00162
00163 #include "ipfec_defs.h"
00164
00165 #include "region.h"
00166 #include "region_map.h"
00167
00168
00169
00170
00171 #include "tracing.h"
00172 #include "bb.h"
00173 #include "dominate.h"
00174 #include "sched_util.h"
00175 #include "sched_path.h"
00176
00177
00178
00179
00180
00181
00182
00183
00184
00185
00186
00187
00188
00189
00190
00191
00192
00193
00194
00195
00196
00197
00198
00199
00200
00201
00202
00203
00204
00205
00206
00207
00208
00209
00210
00211
00212
00213
00214
00215
00216
00217
00218
00219
00220
00221
00222
00223
00224
00225
00226
00227
00228
00229
00230
00231
00232
00233
00234
00235
00236
00237
00238
00239
00240
00241
00242
00243
00244
00245
00246
00247
00248
00249
00250
00251
00252
00253
00254
00255
00256
00257
00258 class RGN_CFLOW_MGR : public SCHED_UTIL_MEM_POOL {
00259
00260 private :
00261
00262 BOOL _cflow_info_valid;
00263
00264
00265
00266
00267
00268
00269 UINT32 _bb_num ;
00270 UINT32 _rgn_num ;
00271
00272
00273 UINT32 _max_bb_id ;
00274 UINT32 _min_bb_id ;
00275 UINT32 _max_rgn_id ;
00276 UINT32 _min_rgn_id ;
00277
00278 REGION * _scope ;
00279 BB * _bb_scope;
00280
00281 void _init_data_member (void) ;
00282 void _acquire_basic_cflow_info (void);
00283
00284
00285
00286
00287
00288 enum { ID_MAP_BASE = 1, };
00289 enum { INVALID_MAP_IDX = ID_MAP_BASE - 1,};
00290
00291 UINT32 * _bb_id_2_map_idx_vect ;
00292 UINT32 * _rgn_id_2_map_idx_vect ;
00293 BB** _map_idx_2_bb_vect ;
00294 REGION ** _map_idx_2_rgn_vect ;
00295
00296 inline void _setup_map_array (void) ;
00297 inline void _setup_node_cflow_info_array (void) ;
00298
00299 INT32 _bb_2_map_idx (BB *bb) const {
00300 return _bb_id_2_map_idx_vect[BB_id(bb)] ;
00301 }
00302
00303 INT32 _rgn_2_map_idx (REGION *rgn) const {
00304 return _rgn_id_2_map_idx_vect[rgn->Id()];
00305 }
00306
00307 INT32 _rgn_2_map_idx (REGIONAL_CFG_NODE * node) const {
00308 return node->Is_Region () ?
00309 _bb_2_map_idx(node->BB_Node()) :
00310 _rgn_2_map_idx(node->Region_Node()) ;
00311 }
00312
00313 BB * _map_idx_2_bb (INT32 map_idx) const {
00314 return _map_idx_2_bb_vect[map_idx] ;
00315 }
00316
00317 REGION * _map_idx_2_rgn (INT32 map_idx) const {
00318 return _map_idx_2_rgn_vect[map_idx] ;
00319 }
00320
00321 INT32 _max_bb_map_idx (void) const { return ID_MAP_BASE + _bb_num - 1; }
00322 INT32 _min_bb_map_idx (void) const { return ID_MAP_BASE ; }
00323
00324 INT32 _max_rgn_map_idx (void) const { return ID_MAP_BASE + _rgn_num - 1;}
00325 INT32 _min_rgn_map_idx (void) const { return ID_MAP_BASE; }
00326
00327
00328
00329
00330
00331
00332
00333 typedef BS REACH_INFO_VECT ;
00334
00335
00336 typedef struct tagREACH_PROB_VECT{
00337 INT32 elem_num ;
00338 INT32 vect_size;
00339 REACH_PROB * reach_prob_vect;
00340
00341 tagREACH_PROB_VECT (void) {
00342 elem_num = 0;
00343 vect_size = 0;
00344 reach_prob_vect = NULL;
00345 };
00346 } REACH_PROB_VECT;
00347
00348 typedef struct tagNODE_CFLOW_INFO {
00349 union {
00350 BB * bb ;
00351 REGION * rgn ;
00352 } node ;
00353 REACH_INFO_VECT * reach_bb ;
00354
00355 INT32 min_level ;
00356 INT32 max_level ;
00357 REACH_PROB_VECT reach_prob;
00358
00359 tagNODE_CFLOW_INFO () {
00360 node.bb = NULL ;
00361 node.rgn = NULL ;
00362 reach_bb = NULL ;
00363 min_level = max_level = 1 ;
00364 }
00365 } _NODE_CFLOW_INFO ;
00366
00367
00368 typedef mempool_allocator<_NODE_CFLOW_INFO > _NODE_CFLOW_INFO_ALLOC;
00369 typedef std::vector<_NODE_CFLOW_INFO, _NODE_CFLOW_INFO_ALLOC>
00370 _NODE_CFLOW_VECT;
00371 typedef _NODE_CFLOW_VECT::iterator _NODE_CFLOW_VECT_ITER;
00372
00373 _NODE_CFLOW_VECT _bb_node_cflow_info ;
00374 _NODE_CFLOW_VECT _rgn_node_cflow_info ;
00375
00376 _NODE_CFLOW_INFO& _node_cflow_info (BB *bb) ;
00377 _NODE_CFLOW_INFO& _node_cflow_info (REGION *rgn) ;
00378 _NODE_CFLOW_INFO& _node_cflow_info (REGIONAL_CFG_NODE *node);
00379
00380 BS* _reach_info_vect (BB *bb) ;
00381 BS* _reach_info_vect (REGION *rgn);
00382 BS* _reach_info_vect (REGIONAL_CFG_NODE *node);
00383
00384 REACH_PROB_VECT * _reach_prob_vect (BB *bb);
00385 REACH_PROB_VECT * _reach_prob_vect (REGION *rgn);
00386 REACH_PROB_VECT * _reach_prob_vect (REGIONAL_CFG_NODE * node);
00387
00388
00389
00390
00391
00392
00393
00394
00395 BS * _create_empty_reach_bb_vect () ;
00396 BS * _add_reachable_bb (BB *from, BB* to);
00397 BS * _add_reachable_bb (REGION* rgn, BB* to);
00398 BS * _add_reachable_bb (BS * vect, BB* bb,MEM_POOL * mp);
00399
00400
00401
00402
00403
00404
00405
00406 BS* _add_reachable_bbs (BB *from, BS * reach_bbs);
00407 BS* _add_reachable_bbs (REGION* rgn, BS * reach_bbs);
00408 BS* _add_reachable_bbs (REGIONAL_CFG_NODE * node, BS * reach_bbs);
00409
00410 BS* _set_bb_is_reachable (BS* reach_vect, BB * bb, MEM_POOL *mp);
00411 BOOL _is_bb_reachable (BS *reach_vect, BB *bb);
00412
00413 void _set_bb_reach_prob (REACH_PROB_VECT* prob_vect,
00414 BB* src_bb,REACH_PROB prob) ;
00415 void _set_bb_reach_prob (BB *from, BB* to,REACH_PROB prob) ;
00416 void _set_bb_reach_prob (REGION *from , BB * to, REACH_PROB prob);
00417 void _set_bb_reach_prob (REGIONAL_CFG_NODE *node,
00418 BB * to, REACH_PROB prob);
00419
00420 REACH_PROB _bb_reach_prob (REGION * from,BB *to);
00421 REACH_PROB _bb_reach_prob (BB * from,BB *to);
00422 REACH_PROB _bb_reach_prob (REGIONAL_CFG_NODE * node,BB *to);
00423
00424
00425 void _fused_mult_add (REACH_PROB_VECT * dest,
00426 REACH_PROB_VECT * src, float scalor) ;
00427
00428
00429
00430
00431 void * _alloc_array (INT32 elem_num , INT32 unit_size) ;
00432 void _acquire_cflow_info (void) ;
00433
00434 void _acquire_reachable_info (void) ;
00435 void _acquire_reach_prob_info (void) ;
00436
00437 static UINT16 bb_node_succ_num (REGIONAL_CFG_NODE * node) ;
00438 static UINT16 bb_node_pred_num (REGIONAL_CFG_NODE * node) ;
00439
00440 void _compute_node_level (void) ;
00441
00442 _NODE_CFLOW_INFO _bb_cflow_info ;
00443
00444 static char * _invalid_prompt_msg ;
00445
00446 EXEC_PATH_MGR _exec_path_mgr;
00447
00448
00449
00450
00451
00452
00453
00454
00455 public :
00456
00457
00458 RGN_CFLOW_MGR (void) :
00459 _bb_node_cflow_info (_NODE_CFLOW_INFO_ALLOC(&_mem_pool)),
00460 _rgn_node_cflow_info (_NODE_CFLOW_INFO_ALLOC(&_mem_pool)),
00461 _exec_path_mgr (&_mem_pool) {
00462
00463 _init_data_member () ;
00464 }
00465
00466 ~RGN_CFLOW_MGR (void) {}
00467
00468
00469 void Init (REGION * rgn);
00470 void Init (BB * bb) ;
00471
00472
00473 BOOL Path_Info_Is_Valid (void) const
00474 { return !_exec_path_mgr.Path_Info_Is_Invalid (); }
00475 BOOL Valid (void) const { return _cflow_info_valid; }
00476 REGION* Scope (void) const { return _scope; }
00477
00478
00479
00480 INT32 BB_Node_Num (void) const {
00481 Is_True (Valid (), (_invalid_prompt_msg));
00482 return _bb_num ;
00483 }
00484
00485 INT32 RGN_Node_Num (void) const {
00486 Is_True (Valid (), (_invalid_prompt_msg));
00487 return _rgn_num ;
00488 }
00489
00490 INT32 Max_BB_Id (void) const {
00491 Is_True (Valid (), (_invalid_prompt_msg));
00492 return _max_bb_id;
00493 }
00494
00495 INT32 Max_Rgn_Id (void) const {
00496 Is_True (Valid (), (_invalid_prompt_msg));
00497 return _max_rgn_id ;
00498 }
00499
00500
00501
00502 INT32 Max_Level (REGIONAL_CFG_NODE * node) ;
00503 INT32 Max_Level (BB * bb);
00504
00505 INT32 Min_Level (REGIONAL_CFG_NODE * node) ;
00506 INT32 Min_Level (BB * bb);
00507
00508
00509
00510
00511 BOOL BB1_Reachable_From_BB2 (BB* bb1, BB* bb2) ;
00512 BOOL BB_Reachable_From_RGN (BB* bb, REGION* rgn) ;
00513 BOOL BB_Reachable_From_Node (BB* bb, REGIONAL_CFG_NODE* n) {
00514 return n->Is_Region () ?
00515 BB_Reachable_From_RGN (bb, n->Region_Node()) :
00516 BB1_Reachable_From_BB2 (bb, n->BB_Node ());
00517 }
00518
00519
00520 BOOL BB_Is_Reachable (BB * bb, BB_VECTOR * bb_vect) {
00521 for (BB_VECTOR_ITER iter = bb_vect->begin () ;
00522 iter != bb_vect->end() ; iter++) {
00523 if (BB1_Reachable_From_BB2 (bb, *iter)) return TRUE;
00524 }
00525 return FALSE;
00526 }
00527
00528 REACH_PROB Reachable_Prob (BB* from, BB* to) {
00529
00530 if (from != to) {
00531 Is_True (Valid (), (_invalid_prompt_msg));
00532 return _bb_reach_prob (from, to);
00533 }
00534
00535 return (REACH_PROB)(1.0f * REACH_PROB_SCALE);
00536 }
00537
00538
00539
00540
00541 static BOOL Critical_Edge_Present (REGION *rgn);
00542
00543 void Add_Ficticious_BB_to_Remove_Critical_Edge (void) ;
00544 void Remove_Ficticious_Empty_BB (void);
00545
00546
00547 EXEC_PATH_MGR* Get_Exec_Path_Mgr (void) { return &_exec_path_mgr; }
00548 EXEC_PATH_SET* Get_Path_Flow_Thru (BB* b) {
00549 return _exec_path_mgr.Get_Path_Flow_Thru (b);
00550 }
00551 EXEC_PATH_SET* Get_Path_Flow_Thru (REGION* r) {
00552 return _exec_path_mgr.Get_Path_Flow_Thru (r);
00553 }
00554 EXEC_PATH_SET* Get_Path_Flow_Thru (REGIONAL_CFG_NODE* n) {
00555 return _exec_path_mgr.Get_Path_Flow_Thru (n);
00556 }
00557
00558
00559 BOOL Has_Scheduled_Preds (BB* bb) ;
00560 INT32 Across_Node_Num (BB* from , BB* to) ;
00561
00562 void Dump (FILE *f=stderr,BOOL verbose=TRUE) ;
00563
00564 #ifdef Is_True_On
00565 void gdb_dump (void) ;
00566 #endif
00567 };
00568
00569
00570
00571
00572
00573
00574
00575
00576
00577
00578
00579
00580
00581 void Calculate_Dominator_Info (REGION_TREE *rgn_tree);
00582 BOOL BB1_Postdominate_BB2 (BB * bb1, BB* bb2) ;
00583
00584 inline BOOL BB1_Dominate_BB2 (BB* bb1, BB * bb2) {
00585 return BB_SET_MemberP (BB_dom_set(bb2), bb1);
00586 }
00587
00588 inline BOOL BB1_BB2_Cntl_Equiv (BB* bb_a, BB * bb_b) {
00589 return BB1_Postdominate_BB2 (bb_a,bb_b) &&
00590 BB1_Dominate_BB2 (bb_b, bb_a);
00591 }
00592
00593 inline BOOL Free_Dominator_Info_Memory (void) {
00594 Free_Dominators_Memory () ;
00595 }
00596
00597 void Workaround_Dom_Info_For_In_Abnormal_Loop_Rgn (REGION * r);
00598
00599
00600
00601
00602
00603
00604
00605
00606
00607
00608
00609 void Init_Split_PU_Entry_Or_Exit_BB (void);
00610
00611 BB * Split_PU_Entry_BB (BB * entry) ;
00612 BB * Split_PU_Entry_BB (REGION * rgn) ;
00613 BB * Split_PU_Exit_BB (BB * exit);
00614 void Split_PU_Exit_BB (REGION * rgn) ;
00615
00616 void Merge_Splitted_PU_Entry_BB (BB * splitted_entry) ;
00617 void Merge_Splitted_PU_Exit_BB (BB * splitted_exit) ;
00618 void Merge_All_Splitted_Entry_and_Exit_BB (void);
00619
00620
00621
00622
00623
00624 typedef enum { IN_SISS, ABOVE_SISS, BELOW_SISS, OTHER } BB_POS ;
00625 BB_POS BB_Pos_Analysis (BB* block, BB_VECTOR* cutting_set,
00626 RGN_CFLOW_MGR* _cflow_info);
00627
00628 BB_POS BB_Pos_Analysis (BB* block, BB_VECTOR* cutting_set,
00629 RGN_CFLOW_MGR* _cflow_info);
00630
00631 #endif