00001
00002
00003
00004
00005
00006
00007
00008
00009
00010
00011
00012
00013
00014
00015
00016
00017
00018
00019
00020
00021
00022
00023
00024
00025
00026
00027
00028
00029
00030
00031
00032
00033
00034
00035
00036
00037
00038
00039
00040
00041
00042
00043
00044
00045
00046
00047
00048
00049
00050
00051
00052
00053
00054
00055
00056
00057
00058
00059
00060
00061
00062
00063
00064
00065
00066
00067
00068
00069
00070
00071
00072
00073 #include "config_targ_opt.h"
00074
00075
00076
00077
00078
00079
00080
00081 char *ABI_Name = NULL;
00082 char *ISA_Name = NULL;
00083 char *Processor_Name = NULL;
00084 static char * Platform_Name = NULL;
00085 INT16 Target_FPRs = 0;
00086 BOOL Pure_ABI = FALSE;
00087
00088
00089 BOOL Force_FP_Precise_Mode = FALSE;
00090 BOOL Force_Memory_Dismiss = FALSE;
00091 BOOL Force_Page_Zero = FALSE;
00092 BOOL Force_SMM = FALSE;
00093 char *FP_Excp_Max = NULL;
00094 char *FP_Excp_Min = NULL;
00095 BOOL Flush_To_Zero = FALSE;
00096 BOOL FP_Double = FALSE;
00097 BOOL Atomic_Ops = FALSE;
00098
00099
00100 BOOL Madd_Allowed = TRUE;
00101 BOOL Integer_Madd_Allowed = FALSE;
00102 BOOL Force_Jalr = FALSE;
00103 static BOOL Slow_CVTDL_Set = FALSE;
00104
00105 BOOL SYNC_Allowed = TRUE;
00106 BOOL Slow_CVTDL = FALSE;
00107
00108
00109
00110
00111
00112 static OPTION_DESC Options_TARG[] = {
00113 { OVK_NAME, OV_VISIBLE, FALSE, "abi", "ab",
00114 0, 0, 0, &ABI_Name, NULL,
00115 "Specify the ABI to follow" },
00116 { OVK_NAME, OV_VISIBLE, FALSE, "isa", "is",
00117 0, 0, 0, &ISA_Name, NULL,
00118 "Specify the instruction set architecture to use" },
00119 { OVK_SELF, OV_SHY, FALSE, "sm_10", NULL,
00120 0, 0, 0, &ISA_Name, NULL,
00121 "Use the version 1.0 instruction set architecture" },
00122 { OVK_SELF, OV_SHY, FALSE, "sm_11", NULL,
00123 0, 0, 0, &ISA_Name, NULL,
00124 "Use the version 1.1 instruction set architecture" },
00125 { OVK_SELF, OV_SHY, FALSE, "sm_12", NULL,
00126 0, 0, 0, &ISA_Name, NULL,
00127 "Use the version 1.2 instruction set architecture" },
00128 { OVK_SELF, OV_SHY, FALSE, "sm_13", NULL,
00129 0, 0, 0, &ISA_Name, NULL,
00130 "Use the version 1.3 instruction set architecture" },
00131 { OVK_SELF, OV_SHY, FALSE, "sm_14", NULL,
00132 0, 0, 0, &ISA_Name, NULL,
00133 "Use the version 1.4 instruction set architecture" },
00134 { OVK_SELF, OV_SHY, FALSE, "sm_15", NULL,
00135 0, 0, 0, &ISA_Name, NULL,
00136 "Use the version 1.5 instruction set architecture" },
00137 { OVK_SELF, OV_SHY, FALSE, "compute_10", NULL,
00138 0, 0, 0, &ISA_Name, NULL,
00139 "Use the version 1.0 instruction set architecture" },
00140 { OVK_SELF, OV_SHY, FALSE, "compute_11", NULL,
00141 0, 0, 0, &ISA_Name, NULL,
00142 "Use the version 1.1 instruction set architecture" },
00143 { OVK_SELF, OV_SHY, FALSE, "compute_12", NULL,
00144 0, 0, 0, &ISA_Name, NULL,
00145 "Use the version 1.2 instruction set architecture" },
00146 { OVK_SELF, OV_SHY, FALSE, "compute_13", NULL,
00147 0, 0, 0, &ISA_Name, NULL,
00148 "Use the version 1.4 instruction set architecture" },
00149 { OVK_SELF, OV_SHY, FALSE, "compute_14", NULL,
00150 0, 0, 0, &ISA_Name, NULL,
00151 "Use the version 1.5 instruction set architecture" },
00152 { OVK_SELF, OV_SHY, FALSE, "compute_15", NULL,
00153 0, 0, 0, &ISA_Name, NULL,
00154 "Use the version 1.3 instruction set architecture" },
00155 { OVK_NAME, OV_VISIBLE, FALSE, "platform", "pl",
00156 0, 0, 0, &Platform_Name, NULL,
00157 "Specify the target platform" },
00158 { OVK_NAME, OV_VISIBLE, FALSE, "processor", "pr",
00159 0, 0, 0, &Processor_Name, NULL,
00160 "Specify the target microprocessor" },
00161
00162
00163 { OVK_BOOL, OV_VISIBLE, FALSE, "dismiss_mem_faults", "dis",
00164 0, 0, 0, &Force_Memory_Dismiss, NULL,
00165 "Force kernel to ignore memory faults (SIGSEGV/SIGBUS)" },
00166 { OVK_NAME, OV_VISIBLE, FALSE, "exc_max", "exc_ma",
00167 0, 0, 0, &FP_Excp_Max, NULL,
00168 "Specify the only floating point exceptions which may be trapped" },
00169 { OVK_NAME, OV_VISIBLE, FALSE, "exc_min", "exc_mi",
00170 0, 0, 0, &FP_Excp_Min, NULL,
00171 "Specify any floating point exceptions which must be trapped" },
00172 { OVK_BOOL, OV_SHY, FALSE, "force_jalr", "",
00173 0, 0, 0, &Force_Jalr, NULL,
00174 "Force use of JALR instruction for all subprogram calls" },
00175 { OVK_BOOL, OV_VISIBLE, FALSE, "flush_to_zero", "",
00176 0, 0, 0, &Flush_To_Zero, NULL,
00177 "Suppress floating point underflow exceptions" },
00178 { OVK_BOOL, OV_VISIBLE, FALSE, "fp_precise", "fp_p",
00179 0, 0, 0, &Force_FP_Precise_Mode, NULL,
00180 "Force the processor into precise floating point mode" },
00181 { OVK_INT32, OV_INTERNAL, FALSE, "fp_regs", "fp_r",
00182 32, 16, 32, &Target_FPRs, NULL,
00183 "Specify number of FP registers to use (16 or 32)" },
00184 { OVK_BOOL, OV_VISIBLE, FALSE, "madd", "",
00185 0, 0, 0, &Madd_Allowed, NULL,
00186 "Specify whether to generate MADD instructions" },
00187 { OVK_BOOL, OV_VISIBLE, FALSE, "int_madd", "",
00188 0, 0, 0, &Integer_Madd_Allowed, NULL,
00189 "Specify whether to generate integer MADD instructions" },
00190 { OVK_BOOL, OV_SHY, FALSE, "page_zero", "",
00191 0, 0, 0, &Force_Page_Zero, NULL,
00192 "Force the kernel to map page zero into address space" },
00193 { OVK_BOOL, OV_INTERNAL, FALSE, "slow_cvtdl", "",
00194 0, 0, 0, &Slow_CVTDL, &Slow_CVTDL_Set,
00195 "" },
00196 { OVK_BOOL, OV_SHY, FALSE, "seq_memory", "seq",
00197 0, 0, 0, &Force_SMM, NULL,
00198 "Force the processor into sequential memory mode" },
00199 { OVK_BOOL, OV_VISIBLE, FALSE, "sync", "",
00200 0, 0, 0, &SYNC_Allowed, NULL,
00201 "Specify whether to generate SYNC instructions" },
00202 { OVK_BOOL, OV_INTERNAL, FALSE, "pure", "pu",
00203 0, 0, 0, &Pure_ABI, NULL,
00204 "Generate pure ABI-compliant code" },
00205 { OVK_BOOL, OV_VISIBLE, FALSE, "double", "",
00206 0, 0, 0, &FP_Double, NULL,
00207 "Support double-precision floating point" },
00208 { OVK_BOOL, OV_VISIBLE, FALSE, "atomic", "",
00209 0, 0, 0, &Atomic_Ops, NULL,
00210 "Support atomic ops" },
00211
00212
00213
00214
00215 { OVK_COUNT }
00216 };
00217
00218
00219
00220
00221
00222
00223
00224
00225
00226
00227 static void
00228 Configure_Source_TARG ( char *filename )
00230 {
00231 }