00001
00002
00003
00004
00005
00006
00007
00008
00009
00010
00011
00012
00013
00014
00015
00016
00017
00018
00019
00020
00021
00022
00023
00024
00025
00026 #ifndef IA64_OPC_H
00027 #define IA64_OPC_H
00028
00029 #include "opcode/ia64.h"
00030
00031
00032
00033 #define bOp(x) (((ia64_insn) ((x) & 0xf)) << 37)
00034 #define mOp bOp (-1)
00035 #define Op(x) bOp (x), mOp
00036
00037 #define FIRST IA64_OPCODE_FIRST
00038 #define X_IN_MLX IA64_OPCODE_X_IN_MLX
00039 #define LAST IA64_OPCODE_LAST
00040 #define PRIV IA64_OPCODE_PRIV
00041 #define NO_PRED IA64_OPCODE_NO_PRED
00042 #define SLOT2 IA64_OPCODE_SLOT2
00043 #define PSEUDO IA64_OPCODE_PSEUDO
00044 #define F2_EQ_F3 IA64_OPCODE_F2_EQ_F3
00045 #define LEN_EQ_64MCNT IA64_OPCODE_LEN_EQ_64MCNT
00046 #define MOD_RRBS IA64_OPCODE_MOD_RRBS
00047 #define POSTINC IA64_OPCODE_POSTINC
00048
00049 #define AR_CCV IA64_OPND_AR_CCV
00050 #define AR_PFS IA64_OPND_AR_PFS
00051 #define AR_CSD IA64_OPND_AR_CSD
00052 #define C1 IA64_OPND_C1
00053 #define C8 IA64_OPND_C8
00054 #define C16 IA64_OPND_C16
00055 #define GR0 IA64_OPND_GR0
00056 #define IP IA64_OPND_IP
00057 #define PR IA64_OPND_PR
00058 #define PR_ROT IA64_OPND_PR_ROT
00059 #define PSR IA64_OPND_PSR
00060 #define PSR_L IA64_OPND_PSR_L
00061 #define PSR_UM IA64_OPND_PSR_UM
00062
00063 #define AR3 IA64_OPND_AR3
00064 #define B1 IA64_OPND_B1
00065 #define B2 IA64_OPND_B2
00066 #define CR3 IA64_OPND_CR3
00067 #define F1 IA64_OPND_F1
00068 #define F2 IA64_OPND_F2
00069 #define F3 IA64_OPND_F3
00070 #define F4 IA64_OPND_F4
00071 #define P1 IA64_OPND_P1
00072 #define P2 IA64_OPND_P2
00073 #define R1 IA64_OPND_R1
00074 #define R2 IA64_OPND_R2
00075 #define R3 IA64_OPND_R3
00076 #define R3_2 IA64_OPND_R3_2
00077
00078 #define CPUID_R3 IA64_OPND_CPUID_R3
00079 #define DBR_R3 IA64_OPND_DBR_R3
00080 #define DTR_R3 IA64_OPND_DTR_R3
00081 #define ITR_R3 IA64_OPND_ITR_R3
00082 #define IBR_R3 IA64_OPND_IBR_R3
00083 #define MR3 IA64_OPND_MR3
00084 #define MSR_R3 IA64_OPND_MSR_R3
00085 #define PKR_R3 IA64_OPND_PKR_R3
00086 #define PMC_R3 IA64_OPND_PMC_R3
00087 #define PMD_R3 IA64_OPND_PMD_R3
00088 #define RR_R3 IA64_OPND_RR_R3
00089
00090 #define CCNT5 IA64_OPND_CCNT5
00091 #define CNT2a IA64_OPND_CNT2a
00092 #define CNT2b IA64_OPND_CNT2b
00093 #define CNT2c IA64_OPND_CNT2c
00094 #define CNT5 IA64_OPND_CNT5
00095 #define CNT6 IA64_OPND_CNT6
00096 #define CPOS6a IA64_OPND_CPOS6a
00097 #define CPOS6b IA64_OPND_CPOS6b
00098 #define CPOS6c IA64_OPND_CPOS6c
00099 #define IMM1 IA64_OPND_IMM1
00100 #define IMM14 IA64_OPND_IMM14
00101 #define IMM17 IA64_OPND_IMM17
00102 #define IMM22 IA64_OPND_IMM22
00103 #define IMM44 IA64_OPND_IMM44
00104 #define SOF IA64_OPND_SOF
00105 #define SOL IA64_OPND_SOL
00106 #define SOR IA64_OPND_SOR
00107 #define IMM8 IA64_OPND_IMM8
00108 #define IMM8U4 IA64_OPND_IMM8U4
00109 #define IMM8M1 IA64_OPND_IMM8M1
00110 #define IMM8M1U4 IA64_OPND_IMM8M1U4
00111 #define IMM8M1U8 IA64_OPND_IMM8M1U8
00112 #define IMM9a IA64_OPND_IMM9a
00113 #define IMM9b IA64_OPND_IMM9b
00114 #define IMMU2 IA64_OPND_IMMU2
00115 #define IMMU21 IA64_OPND_IMMU21
00116 #define IMMU24 IA64_OPND_IMMU24
00117 #define IMMU62 IA64_OPND_IMMU62
00118 #define IMMU64 IA64_OPND_IMMU64
00119 #define IMMU7a IA64_OPND_IMMU7a
00120 #define IMMU7b IA64_OPND_IMMU7b
00121 #define IMMU9 IA64_OPND_IMMU9
00122 #define INC3 IA64_OPND_INC3
00123 #define LEN4 IA64_OPND_LEN4
00124 #define LEN6 IA64_OPND_LEN6
00125 #define MBTYPE4 IA64_OPND_MBTYPE4
00126 #define MHTYPE8 IA64_OPND_MHTYPE8
00127 #define POS6 IA64_OPND_POS6
00128 #define TAG13 IA64_OPND_TAG13
00129 #define TAG13b IA64_OPND_TAG13b
00130 #define TGT25 IA64_OPND_TGT25
00131 #define TGT25b IA64_OPND_TGT25b
00132 #define TGT25c IA64_OPND_TGT25c
00133 #define TGT64 IA64_OPND_TGT64
00134
00135 #endif